Datasheet4U Logo Datasheet4U.com

74SSTUB32866A 25-Bit Configurable Registered Buffer

74SSTUB32866A Description

74SSTUB32866A www.ti.com SCAS837A * OCTOBER 2006 * REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY .
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.

74SSTUB32866A Features

* 1
* 2 Member of the Texas Instruments Widebus+™ Family
* Pinout Optimizes DDR2 DIMM PCB Layout
* Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer
* Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power Consumption
* O

74SSTUB32866A Applications

* of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus+ is a trademark of Texas Instruments. 2 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standar

📥 Download Datasheet

Preview of 74SSTUB32866A PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74S00 - QUAD 2-input NAND GATE (ETC)
  • 74S04 - HEX INVERTING GATES (National Semiconductor)
  • 74S08 - Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74S08N - Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74S10 - STTL type three 3-input NAND gate (TW)
  • 74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
  • 74S133 - 13-Input NAND Gate (SYC)
  • 74S134 - 12-INPUT POSITIVE-NAND GATES (Fairchild)

📌 All Tags

25-Bit Configurable Registered Buffer Texas Instruments
Texas Instruments 74SSTUB32866A-like datasheet