Datasheet4U Logo Datasheet4U.com

74SSTUB32868 28-Bit to 56-Bit Registered Buffer

📥 Download Datasheet  Datasheet Preview Page 1

Description

74SSTUB32868 www.ti.com SCAS835C * JUNE 2007 * REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATU.
This 28-bit 1:2 configurable registered buffer is designed for 1.

📥 Download Datasheet

Preview of 74SSTUB32868 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* 1
* 2 Member of the Texas Instruments Widebus+ ™Family
* Pinout Optimizes DDR2 DIMM PCB Layout
* 1-to-2 Outputs Supports Stacked DDR2 DIMMs
* One Device Per DIMM Required
* Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power

74SSTUB32868 Distributors

📁 Related Datasheet

📌 All Tags

Texas Instruments 74SSTUB32868-like datasheet