Datasheet4U Logo Datasheet4U.com

74SSTUB32868 28-Bit to 56-Bit Registered Buffer

74SSTUB32868 Description

74SSTUB32868 www.ti.com SCAS835C * JUNE 2007 * REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATU.
This 28-bit 1:2 configurable registered buffer is designed for 1.

74SSTUB32868 Features

* 1
* 2 Member of the Texas Instruments Widebus+ ™Family
* Pinout Optimizes DDR2 DIMM PCB Layout
* 1-to-2 Outputs Supports Stacked DDR2 DIMMs
* One Device Per DIMM Required
* Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power

📥 Download Datasheet

Preview of 74SSTUB32868 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74S00 - QUAD 2-input NAND GATE (ETC)
  • 74S04 - HEX INVERTING GATES (National Semiconductor)
  • 74S08 - Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74S08N - Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74S10 - STTL type three 3-input NAND gate (TW)
  • 74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
  • 74S133 - 13-Input NAND Gate (SYC)
  • 74S134 - 12-INPUT POSITIVE-NAND GATES (Fairchild)

📌 All Tags

28-Bit 56-Bit Registered Buffer Texas Instruments
Texas Instruments 74SSTUB32868-like datasheet