Datasheet4U Logo Datasheet4U.com

ASM5I961P - Low Voltage Zero Delay Buffer

Description

The ASM5I961P is a 2.5V or 3.3V compatible, 1:18 PLL based zero delay buffer.

With output frequencies of up to 200MHz, output skews of 150pS the device meets the needs of the most demanding clock tree applications.

The ASM5I961P is offered with two different input configurations.

Features

  • Fully Integrated PLL Up to 200MHz I/O Frequency LVCMOS Outputs Outputs Disable in High Impedance ASM5I961P reference clock while the ASM5I961P offers an LVPECL reference clock. When pulled high the OE pin will force all of the outputs (except QFB) into a high impedance state. Because the OE pin does not affect the QFB output, down stream clocks can be disabled without the internal PLL losing lock. The ASM5I961P is fully 2.5V or 3.3V compatible and requires no external l.

📥 Download Datasheet

Datasheet preview – ASM5I961P

Datasheet Details

Part number ASM5I961P
Manufacturer Alliance Semiconductor
File Size 662.43 KB
Description Low Voltage Zero Delay Buffer
Datasheet download datasheet ASM5I961P Datasheet
Additional preview pages of the ASM5I961P datasheet.

📁 Similar Datasheet

  • ASM5I23S08A - 3.3V Zero Delay Buffer (Alliance Semiconductor Corporation)
  • ASM51AA - (ASM51AA - ASM54AA) Crystal Controlled Oscillators (Connor-Winfield)
  • ASM5206C - VERY LOW-COST VOICE SYNTHESIZER (Apuls Intergrated Circuits)
  • ASM52AA - (ASM51AA - ASM54AA) Crystal Controlled Oscillators (Connor-Winfield)
  • ASM53AA - (ASM51AA - ASM54AA) Crystal Controlled Oscillators (Connor-Winfield)
  • ASM54AA - (ASM51AA - ASM54AA) Crystal Controlled Oscillators (Connor-Winfield)
  • ASM58 - SSI Interface Absolute Rotary Encoder (ETC)
  • ASM5853 - P-Channel FET (A1semi)
  • ASM5P2304A - 3.3V Zero Delay Buffer (Alliance Semiconductor Corporation)
  • ASM5P2304A - 3.3V Zero Delay Buffer (ON Semiconductor)
Other Datasheets by Alliance Semiconductor

Full PDF Text Transcription

Click to expand full text
July 2005 rev 0.2 Low Voltage Zero Delay Buffer Features ƒ ƒ ƒ ƒ Fully Integrated PLL Up to 200MHz I/O Frequency LVCMOS Outputs Outputs Disable in High Impedance ASM5I961P reference clock while the ASM5I961P offers an LVPECL reference clock. When pulled high the OE pin will force all of the outputs (except QFB) into a high impedance state. Because the OE pin does not affect the QFB output, down stream clocks can be disabled without the internal PLL losing lock. The ASM5I961P is fully 2.5V or 3.3V compatible and requires no external loop filter components. All control inputs accept LVCMOS compatible levels and the outputs provide low impedance LVCMOS outputs capable of driving terminated 50Ω transmission lines.
Published: |