Datasheet4U Logo Datasheet4U.com

CY2DL1510 - 1:10 Differential LVDS Fanout Buffer

General Description

The CY2DL1510 is an ultra-low noise, low-skew, low-propagation delay 1:10 differential LVDS fanout buffer targeted to meet the requirements of high-speed clock distribution applications.

Key Features

  • Low-voltage differential signal (LVDS) input with on-chip 100  input termination resistor.
  • Ten differential LVDS outputs.
  • 40 ps maximum output-to-output skew.
  • 600 ps maximum propagation delay.
  • 0.11 ps maximum additive RMS phase jitter at 156.25 MHz (12 kHz to 20 MHz offset).
  • Up to 1.5 GHz operation.
  • Synchronous clock enable function.
  • 32-pin thin quad flat pack (TQFP) package.
  • 2.5 V or 3.3 V operating voltage [1].
  • Commercial and industrial opera.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY2DL1510 1:10 Differential LVDS Fanout Buffer 1:10 Differential LVDS Fanout Buffer Features ■ Low-voltage differential signal (LVDS) input with on-chip 100  input termination resistor ■ Ten differential LVDS outputs ■ 40 ps maximum output-to-output skew ■ 600 ps maximum propagation delay ■ 0.11 ps maximum additive RMS phase jitter at 156.25 MHz (12 kHz to 20 MHz offset) ■ Up to 1.5 GHz operation ■ Synchronous clock enable function ■ 32-pin thin quad flat pack (TQFP) package ■ 2.5 V or 3.3 V operating voltage [1] ■ Commercial and industrial operating temperature range Functional Description The CY2DL1510 is an ultra-low noise, low-skew, low-propagation delay 1:10 differential LVDS fanout buffer targeted to meet the requirements of high-speed clock distribution applications.