Datasheet4U Logo Datasheet4U.com

CY2DP1502 - 1:2 LVPECL Fanout Buffer

General Description

The CY2DP1502 is an ultra-low noise, low-skew, low-propagation delay 1:2 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications.

Key Features

  • One differential (LVPECL, LVDS, HCSL, or CML) input pair distributed to two LVPECL output pairs.
  • Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input.
  • 20-ps maximum output-to-output skew.
  • 480-ps maximum propagation delay.
  • 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset).
  • Up to 1.5-GHz operation.
  • 8-pin SOIC or 8-pin TSSOP package.
  • 2.5-V or 3.3-V operating voltage [1].
  • Commerc.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY2DP1510 1:10 LVPECL Fanout Buffer Cypress
CY2DP814 1:4 Clock Fanout Buffer Cypress
CY2DL1504 1:4 Differential LVDS Fanout Buffer Cypress
CY20AAJ-8F Nch IGBT for STROBE FLASHER Powerex Power Semiconductors
CY20AAJ-8H N Channel IGBT Renesas

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY2DP1504 1:4 LVPECL Fanout Buffer
CY2DP3110 Differential Clock/Data Fanout Buffer
CY2DP3120 Differential Clock/Data Fanout Buffer
CY2DP314 1 of 2:4 Differential Clock/Data Fanout Buffer
CY2DP818 1:8 Clock Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY2DP1502 1:2 LVPECL Fanout Buffer 1:2 LVPECL Fanout Buffer Features ■ One differential (LVPECL, LVDS, HCSL, or CML) input pair distributed to two LVPECL output pairs ■ Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input ■ 20-ps maximum output-to-output skew ■ 480-ps maximum propagation delay ■ 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset) ■ Up to 1.5-GHz operation ■ 8-pin SOIC or 8-pin TSSOP package ■ 2.5-V or 3.3-V operating voltage [1] ■ Commercial and industrial operating temperature range Functional Description The CY2DP1502 is an ultra-low noise, low-skew, low-propagation delay 1:2 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications.