Datasheet4U Logo Datasheet4U.com

CY2DP1502 - 1:2 LVPECL Fanout Buffer

Datasheet Summary

Description

The CY2DP1502 is an ultra-low noise, low-skew, low-propagation delay 1:2 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications.

Features

  • One differential (LVPECL, LVDS, HCSL, or CML) input pair distributed to two LVPECL output pairs.
  • Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input.
  • 20-ps maximum output-to-output skew.
  • 480-ps maximum propagation delay.
  • 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset).
  • Up to 1.5-GHz operation.
  • 8-pin SOIC or 8-pin TSSOP package.
  • 2.5-V or 3.3-V operating voltage [1].
  • Commerc.

📥 Download Datasheet

Datasheet preview – CY2DP1502

Datasheet Details

Part number CY2DP1502
Manufacturer Cypress Semiconductor
File Size 421.96 KB
Description 1:2 LVPECL Fanout Buffer
Datasheet download datasheet CY2DP1502 Datasheet
Additional preview pages of the CY2DP1502 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY2DP1502 1:2 LVPECL Fanout Buffer 1:2 LVPECL Fanout Buffer Features ■ One differential (LVPECL, LVDS, HCSL, or CML) input pair distributed to two LVPECL output pairs ■ Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input ■ 20-ps maximum output-to-output skew ■ 480-ps maximum propagation delay ■ 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset) ■ Up to 1.5-GHz operation ■ 8-pin SOIC or 8-pin TSSOP package ■ 2.5-V or 3.3-V operating voltage [1] ■ Commercial and industrial operating temperature range Functional Description The CY2DP1502 is an ultra-low noise, low-skew, low-propagation delay 1:2 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications.
Published: |