Datasheet4U Logo Datasheet4U.com

CY2DP818 - 1:8 Clock Fanout Buffer

Datasheet Summary

Description

The Cypress CY2DP818 fanout buffer

Features

  • Low-voltage operation VDD = 3.3 V.
  • 1:8 fanout.
  • Operation to350 MHz.
  • Single input configurable for LVDS, LVPECL, or LVTTL.
  • 8 pair of LVPECL outputs.
  • Drives a 50 ohm load.
  • Low input capacitance.
  • Low output skew.
  • Low propagation delay (tpd = 4 ns, typical).
  • Industrial temperature range.
  • 38-pin TSSOP Package Logic Block Diagram INPUT (LVPECL / LVDS / LVTTL) INPUT A INPUT B InConfig.

📥 Download Datasheet

Datasheet preview – CY2DP818

Datasheet Details

Part number CY2DP818
Manufacturer Cypress Semiconductor
File Size 319.29 KB
Description 1:8 Clock Fanout Buffer
Datasheet download datasheet CY2DP818 Datasheet
Additional preview pages of the CY2DP818 datasheet.

📁 Similar Datasheet

  • CY2DP814 - 1:4 Clock Fanout Buffer (Cypress)
  • CY2DP1510 - 1:10 LVPECL Fanout Buffer (Cypress)
  • CY2DL1504 - 1:4 Differential LVDS Fanout Buffer (Cypress)
  • CY20AAJ-8F - Nch IGBT for STROBE FLASHER (Powerex Power Semiconductors)
  • CY20AAJ-8H - N Channel IGBT (Renesas)
  • CY20APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY20APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY20AS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY20ASMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY22392 - Automotive Flash Programmable Clock Generator (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY2DP1502 - 1:2 LVPECL Fanout Buffer
  • CY2DP1504 - 1:4 LVPECL Fanout Buffer
  • CY2DP3110 - Differential Clock/Data Fanout Buffer
  • CY2DP3120 - Differential Clock/Data Fanout Buffer
  • CY2DP314 - 1 of 2:4 Differential Clock/Data Fanout Buffer
  • CY2DL1510 - 1:10 Differential LVDS Fanout Buffer
  • CY2DL814 - 1:4 Clock Fanout Buffer
  • CY2DL818 - 1:8 Clock Fanout Buffer

Full PDF Text Transcription

Click to expand full text
CY2DP818 1:8 Clock Fanout Buffer 1:8 Clock Fanout Buffer Features ■ Low-voltage operation VDD = 3.3 V ■ 1:8 fanout ■ Operation to350 MHz ■ Single input configurable for LVDS, LVPECL, or LVTTL ■ 8 pair of LVPECL outputs ■ Drives a 50 ohm load ■ Low input capacitance ■ Low output skew ■ Low propagation delay (tpd = 4 ns, typical) ■ Industrial temperature range ■ 38-pin TSSOP Package Logic Block Diagram INPUT (LVPECL / LVDS / LVTTL) INPUT A INPUT B InConfig Description The Cypress CY2DP818 fanout buffer features a single LVDS or a single ended LVTTL compatible input and eight LVPECL output pairs. Designed for data-communications clock management applications, the large fanout from a single input reduces loading on the input clock.
Published: |