Datasheet4U Logo Datasheet4U.com

CY2DP3120 Datasheet Differential Clock/data Fanout Buffer

Manufacturer: Cypress (now Infineon)

Overview: .. FastEdge™ Series CY2DP3120 1:20 Differential Clock/Data Fanout.

General Description

The CY2DP3120 is a low-skew, low propagation delay 1-to-20 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications.

The device is implemented on SiGe technology and has a fully differential internal architecture that is optimized to achieve low signal skews at operating frequencies of up to 1.5 GHz.

The device

Key Features

  • Twenty ECL/PECL differential outputs.
  • One ECL/PECL compatible differential or single-ended clock inputs.
  • One HSTL compatible differential or single-ended clock inputs.
  • Hot-swappable/-insertable.
  • 50 ps output-to-output skew.
  • 150 ps device-to-device skew.
  • 500 ps propagation delay (typical).
  • 1.4 ps RMS period jitter (max. ).
  • 1.5 GHz Operation (2.7 GHz max. toggle frequency).
  • PECL mode supply range: VCC = 2.5V±.

More Datasheets from Cypress (now Infineon)

Part Number Description
CY2DP3110 Differential Clock/Data Fanout Buffer
CY2DP314 1 of 2:4 Differential Clock/Data Fanout Buffer
CY2DP1502 1:2 LVPECL Fanout Buffer
CY2DP1504 1:4 LVPECL Fanout Buffer
CY2DP818 1:8 Clock Fanout Buffer
CY2DL1510 1:10 Differential LVDS Fanout Buffer
CY2DL814 1:4 Clock Fanout Buffer
CY2DL818 1:8 Clock Fanout Buffer
CY2DM1502 1:2 CML Fanout Buffer
CY2037 High Accuracy EPROM Programmable PLL Die for Crystal Oscillators

CY2DP3120 Distributor