Datasheet4U Logo Datasheet4U.com

CY2DP3110 - Differential Clock/Data Fanout Buffer

Datasheet Summary

Description

The CY2DP3110 is a low-skew, low propagation delay 2-to-10 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications.

Features

  • Ten ECL/PECL differential outputs.
  • One ECL/PECL differential or single-ended inputs (CLKA).
  • One HSTL differential or single-ended inputs (CLKB).
  • Hot-swappable/-insertable.
  • 50 ps output-to-output skew.
  • 150 ps device-to-device skew.
  • 400 ps propagation delay (typical).
  • 1.2 ps RMS period jitter (max. ).
  • 1.5 GHz Operation (2.7 GHz maximum toggle frequency).
  • PECL and HSTL mode supply range: VCC = 2.5V± 5% to 3.3V.

📥 Download Datasheet

Datasheet preview – CY2DP3110

Datasheet Details

Part number CY2DP3110
Manufacturer Cypress Semiconductor
File Size 304.77 KB
Description Differential Clock/Data Fanout Buffer
Datasheet download datasheet CY2DP3110 Datasheet
Additional preview pages of the CY2DP3110 datasheet.

📁 Similar Datasheet

  • CY2DP1510 - 1:10 LVPECL Fanout Buffer (Cypress)
  • CY2DP814 - 1:4 Clock Fanout Buffer (Cypress)
  • CY2DL1504 - 1:4 Differential LVDS Fanout Buffer (Cypress)
  • CY20AAJ-8F - Nch IGBT for STROBE FLASHER (Powerex Power Semiconductors)
  • CY20AAJ-8H - N Channel IGBT (Renesas)
  • CY20APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY20APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY20AS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY20ASMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY22392 - Automotive Flash Programmable Clock Generator (Cypress)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com FastEdge™ Series CY2DP3110 1 of 2:10 Differential Clock/Data Fanout Buffer Features • Ten ECL/PECL differential outputs • One ECL/PECL differential or single-ended inputs (CLKA) • One HSTL differential or single-ended inputs (CLKB) • Hot-swappable/-insertable • 50 ps output-to-output skew • 150 ps device-to-device skew • 400 ps propagation delay (typical) • 1.2 ps RMS period jitter (max.) • 1.5 GHz Operation (2.7 GHz maximum toggle frequency) • PECL and HSTL mode supply range: VCC = 2.5V± 5% to 3.3V±5% with VEE = 0V • ECL mode supply range: VE E = –2.5V± 5% to –3.
Published: |