Datasheet4U Logo Datasheet4U.com
Cypress (now Infineon) logo

CY7C1325H Datasheet

Manufacturer: Cypress (now Infineon)
CY7C1325H datasheet preview

Datasheet Details

Part number CY7C1325H
Datasheet CY7C1325H-CypressSemiconductor.pdf
File Size 940.12 KB
Manufacturer Cypress (now Infineon)
Description 4-Mbit Flow-Through Sync SRAM
CY7C1325H page 2 CY7C1325H page 3

CY7C1325H Overview

The CY7C1325H is a 256K × 18 synchronous cache RAM designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.

CY7C1325H Key Features

  • 256K × 18 mon I/O
  • 3.3 V core power supply (VDD)
  • 2.5 V or 3.3 V I/O power supply (VDDQ)
  • Fast clock-to-output times
  • 6.5 ns (133 MHz version)
  • Provide high performance 2-1-1-1 access rate
  • User selectable burst counter supporting Intel Pentium
  • Separate processor and controller address strobes
  • Synchronous self timed write
  • Asynchronous output enable
Cypress (now Infineon) logo - Manufacturer

More Datasheets from Cypress (now Infineon)

See all Cypress (now Infineon) datasheets

Part Number Description
CY7C1325 256K x 18 Synchronous 3.3V Cache RAM
CY7C1325G 4-Mbit (256K 횞 18) Flow-Through Sync SRAM
CY7C132 2K x 8 Dual-Port Static RAM
CY7C1320AV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1321BV18 1.8V Synchronous Pipelined SRAM
CY7C1321KV18 18-Mbit DDR II SRAM Four-Word Burst Architecture

CY7C1325H Distributor

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts