Datasheet4U Logo Datasheet4U.com

CY7C344 - 32-Macrocell MAX EPLD

General Description

Available in a 28-pin, 300-mil DIP or windowed J-leaded ceramic chip carrier (HLCC), the CY7C344 represents the densest EPLD of this size.

Key Features

  • High-performance, high-density replacement for TTL, 74HC, and custom logic.
  • 32 macrocells, 64 expander product terms in one LAB.
  • 8 dedicated inputs, 16 I/O pins.
  • 0.8-micron double-metal CMOS EPROM technology.
  • 28-pin, 300-mil DIP, cerDIP or 28-pin HLCC, PLCC package tional I/O pins communicate to one logic array block. In the CY7C344 LAB there are 32 macrocells and 64 expander product terms. When an I/O macrocell is used as an input, two expanders are.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C340 Multiple Array Matrix High-Density EPLDs Cypress
CY7C342 128-Macrocell MAX EPLDs Cypress
CY7C342B 128-Macrocell MAX EPLDs Cypress
CY7C343 64-Macrocell MAX EPLD Cypress
CY7C343B 64-Macrocell MAX EPLD Cypress

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY7C344B 32-Macrocell MAX EPLD
CY7C341B 192-Macrocell MAX EPLD
CY7C346 USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C331 Asynchronous Registered EPLD
CY7C335 Universal Synchronous EPLD

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 44B CY7C344 32-Macrocell MAX® EPLD Features • High-performance, high-density replacement for TTL, 74HC, and custom logic • 32 macrocells, 64 expander product terms in one LAB • 8 dedicated inputs, 16 I/O pins • 0.8-micron double-metal CMOS EPROM technology • 28-pin, 300-mil DIP, cerDIP or 28-pin HLCC, PLCC package tional I/O pins communicate to one logic array block. In the CY7C344 LAB there are 32 macrocells and 64 expander product terms. When an I/O macrocell is used as an input, two expanders are used to create an input path. Even if all of the I/O pins are driven by macrocell registers, there are still 16 “buried” registers available. All inputs, macrocells, and I/O pins are interconnected within the LAB.