Datasheet Details
| Part number | CY7C342B |
|---|---|
| Manufacturer | Cypress (now Infineon) |
| File Size | 324.23 KB |
| Description | 128-Macrocell MAX EPLDs |
| Datasheet | CY7C342B-Cypress.pdf |
|
|
|
Overview: fax id: 61071CY7C342B CY7C342B.
| Part number | CY7C342B |
|---|---|
| Manufacturer | Cypress (now Infineon) |
| File Size | 324.23 KB |
| Description | 128-Macrocell MAX EPLDs |
| Datasheet | CY7C342B-Cypress.pdf |
|
|
|
The CY7C342B is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device.
The MAX architecture is 100% user configurable, allowing the devices to acmodate a variety of independent logic functions.
Logic Block Diagram 1 (B6) INPUT/CLK 2 (A6) INPUT 32 (L4) INPUT 34 (L5) INPUT 128-Macrocell MAX® EPLDs The 128 macrocells in the CY7C342B are divided into 8 Logic Array Blocks (LABs), 16 per LAB.
| Part Number | Description |
|---|---|
| CY7C342 | 128-Macrocell MAX EPLDs |
| CY7C340 | Multiple Array Matrix High-Density EPLDs |
| CY7C343 | 64-Macrocell MAX EPLD |
| CY7C343B | 64-Macrocell MAX EPLD |
| CY7C345 | 128-Macrocell MAX EPLDs |
| CY7C325 | Timing Control Unit |
| CY7C008 | 64K/128K x 8/9 Dual-Port Static RAM |
| CY7C008V | 3.3V 64K/128K x 8/9 Dual-Port Static RAM |
| CY7C009 | 64K/128K x 8/9 Dual-Port Static RAM |
| CY7C009V | 128K x 8 Dual-Port Static RAM |