Datasheet4U Logo Datasheet4U.com

CY7C1006D - 1-Mbit (256K x 4) Static RAM

Download the CY7C1006D datasheet PDF. This datasheet also covers the CY7C106D variant, as both devices belong to the same 1-mbit (256k x 4) static ram family and are provided as variant models within a single manufacturer datasheet.

General Description

The CY7C106D [1] and CY7C1006D [1] are high-performance CMOS static RAMs organized as 262,144 words by 4 bits.

Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers.

Key Features

  • Pin- and function-compatible with CY7C106B/CY7C1006B.
  • High speed.
  • tAA = 10 ns.
  • Low active power.
  • ICC = 80 mA @ 10 ns.
  • Low CMOS standby power.
  • ISB2 = 3.0 mA.
  • 2.0 V Data Retention.
  • Automatic power-down when deselected.
  • CMOS for optimum speed/power.
  • TTL-compatible inputs and outputs.
  • CY7C106D available in Pb-free 28-pin 400-Mil wide Molded SOJ package. CY7C1006D available in Pb-free 28-pin 300-Mil wide Molded SOJ package Functional Descr.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C106D-Cypress.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C106D CY7C1006D 1-Mbit (256 K × 4) Static RAM 1-Mbit (256 K × 4) Static RAM Features ■ Pin- and function-compatible with CY7C106B/CY7C1006B ■ High speed ❐ tAA = 10 ns ■ Low active power ❐ ICC = 80 mA @ 10 ns ■ Low CMOS standby power ❐ ISB2 = 3.0 mA ■ 2.0 V Data Retention ■ Automatic power-down when deselected ■ CMOS for optimum speed/power ■ TTL-compatible inputs and outputs ■ CY7C106D available in Pb-free 28-pin 400-Mil wide Molded SOJ package. CY7C1006D available in Pb-free 28-pin 300-Mil wide Molded SOJ package Functional Description The CY7C106D [1] and CY7C1006D [1] are high-performance CMOS static RAMs organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers.