M12L128168A-5TVG2S Datasheet PDF - ESMT 2M x 16 Bit x 4 Banks Synchronous DRAM Specs

M12L128168A-5TVG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM

Datasheet Summary

Description

The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits.

Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.

Features

JEDEC standard 3.3V power supply.
LVTTL compatible with multiplexed address.
Four banks operation.
MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave ).
All inputs are sampled at the positive going edge of the system clock.
Burst Read single write operation.
DQM for masking.
Auto & self refresh (self refresh is not supported for VA grade).
Refresh - 64 ms refres.

Datasheet Details

Part number	M12L128168A-5TVG2S
Manufacturer	ESMT
File Size	1.02 MB
Description	2M x 16 Bit x 4 Banks Synchronous DRAM
Datasheet	M12L128168A-5TVG2S Datasheet
Additional preview pages of the M12L128168A-5TVG2S datasheet.

📁 Similar Datasheet

M12 - 12-KEYS PIANO 8/12 DEMO TUNES IC (MOSDESIGN)

M120 - NON VOLATILE RANDOM ACCESS MEMORY (SGS)

M120-2 - NON VOLATILE RANDOM ACCESS MEMORY (SGS)

M1200 - Mercury TM1200 PCB-Mount Analog Encoders (GSI Group)

M1200A - ON/OFF ONE SHOT LED FLASH IC (MOSDESIGN)

M1204L - 4A Step-down DC-DC Power SoC (iModule)

M1206 - 6A Step-down DC-DC Power SoC (iModule)

M1206EFR - Snubber Capacitors Polypropylene (Electronic Film Capacitors)

M1206L - 6A Step-down DC-DC Power SoC (iModule)

M1206TC - Snubber Capacitors Polypropylene (Electronic Film Capacitors)

Full PDF Text Transcription

Click to expand full text

ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL compatible with multiplexed address  Four banks operation  MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave )  All inputs are sampled at the positive going edge of the system clock  Burst Read single write operation  DQM for masking  Auto & self refresh (self refresh is not supported for VA grade)  Refresh - 64 ms refresh period (4K cycle) for V grade -16 ms refresh period (4K cycle) for VA grade M12L128168A (2S) Automotive Grade 2M x 16 Bit x 4 Banks Synchronous DRAM GENERAL DESCRIPTION The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits.

Published: Mar 25, 2019 |