EDD1204ALTA - 128 M-bit Synchronous DRAM

Description

random-access memories, organized as 8,388,608x4x4, 4,194,304x8x4, 2,097,152x16x4 (word x bit x bank), respectively.

Features

Fully Synchronous Dynamic RAM with all input signals except DM, DQS and DQ referenced to a positive clock edge.
Double Data Rate interface Differential CLK (/CLK) input Data inputs and DM are synchronized with both edges of DQS Data outputs and DQS are synchronized with a cross point of CLK and /CLK.
Quad internal banks operation.
Possible to a.

Elpida Memory

📥 Download Datasheet

Datasheet Details

Part number	EDD1204ALTA
Manufacturer	Elpida Memory
File Size	1.60 MB
Description	128 M-bit Synchronous DRAM
Datasheet	EDD1204ALTA Datasheet
Additional preview pages of the EDD1204ALTA datasheet.

📁 Similar Datasheet

EDD11 - Doppelendtriode (TELEFUNKEN)

Other Datasheets by Elpida Memory

EDD1208ALTA - 128 M-bit Synchronous DRAM
EDD1216AASE - 128M bits DDR SDRAM
EDD1216AATA - 128M bits DDR SDRAM
EDD1216ALTA - 128 M-bit Synchronous DRAM
EDD12322GBH-TS - 128M bits DDR Mobile RAM
EDD1232AABH - 128M bits DDR SDRAM
EDD1232AAFA - 128M bits DDR SDRAM
EDD1232ABBH - 128M bits DDR SDRAM

Full PDF Text Transcription

Click to expand full text

PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT EDD1204ALTA, EDD1208ALTA, EDD1216ALTA 128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) Description The EDD1204ALTA, EDD1208ALTA, EDD1216ALTA are high-speed 134,217,728 bits synchronous dynamic random-access memories, organized as 8,388,608x4x4, 4,194,304x8x4, 2,097,152x16x4 (word x bit x bank), respectively. The synchronous DRAMs use Double Data Rate (DDR) where data bandwidth is twice of regular synchronous DRAM. The synchronous DRAM is compatible with SSTL_2 (Stub Series terminated Logic for 2.5 V). The synchronous DRAM is packaged in 66-pin Plastic TSOP (II).

Published: Feb 6, 2017 |