EDD1216AASE Overview
The EDD1216AASE is a 128M bits Double Data Rate (DDR) SDRAM organized as 2,097,154 words × 16 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 2 bits prefetchpipelined architecture.
EDD1216AASE Key Features
- Power supply : VDDQ = 2.5V ± 0.2V : VDD = 2.5V ± 0.2V
- Data rate: 333Mbps/266Mbps (max.)
- Bi-directional, data strobe (DQS) is transmitted /received with data, to be used in capturing data at the receiver
- Data inputs, outputs, and DM are synchronized with DQS
- 4 internal ban