Download GTLP17T616 Datasheet PDF
GTLP17T616 page 2
Page 2
GTLP17T616 page 3
Page 3

GTLP17T616 Description

The GTLP17T616 is a 17-bit registered bus transceiver that provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data flow and provides a buffered GTLP (CLKOUT) clock output from the LVTTL CLKAB. The device provides a high speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP logic levels.