Datasheet4U Logo Datasheet4U.com

HY57V281620ETP Datasheet Synchronous Dram Memory 128mbit (8m X 16bit)

Manufacturer: SK Hynix

Overview: 128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O Document Title 4Bank x 2M x 16bits Synchronous DRAM Revision History Revision No. History 1.0 First Version Release 1.1 1. Corrected PIN ASSIGNMENT A12 to NC 1.2 1. Changed IDD3P and IDD3PS 3mA to 5mA 2. Added Industrial Temperature (-40oC to 85oC) 1.3 Changed tOH(Only Symbol ‘H’): 2.5ns -> 2.7ns 1.4 Add Super Low Power-> IDD6: 500uA Draft Date Dec. 2004 Jan. 2005 Feb. 2005 Apr. 2005 Aug.

This datasheet includes multiple variants, all published together in a single manufacturer document.

General Description

and is subject to change without notice.

Hynix Semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Key Features

  • Voltage: VDD, VDDQ 3.3V supply voltage.
  • 4096 Refresh cycles / 64ms.
  • All device pins are compatible with LVTTL interface.
  • Programmable Burst Length and Burst Type.
  • 54 Pin TSOPII (Lead or Lead Free Package) - 1, 2, 4, 8 or full page for Sequential Burst.
  • All inputs and outputs referenced to positive edge of system clock.
  • Data mask function by UDQM, LDQM.
  • Internal four banks operation.
  • Auto refresh and self refre.

HY57V281620ETP Distributor