ZL30163 - Network Synchronization Clock Translator

Product Overview

Microsemi

Part number	ZL30163
Manufacturer	Microsemi
File Size	872.60 KB
Description	Network Synchronization Clock Translator
Datasheet	ZL30163 Datasheet
Additional preview pages of the ZL30163 datasheet.

All device inputs and outputs are LVCMOS unless it is specifically stated to be differential.

For the I/O column, there are digital inputs (I), digital outputs (O), analog inputs (A-I) and analog outputs (A-O).

Fully compliant SEC (G.813) and EEC (G.8262) flexible rate conversion digital phase locked loop (DPLL).
Two programmable DPLLs/Numerically Controlled Oscillators (NCOs) synchronize to any clock rate from 1 Hz to 750 MHz.
Four programmable synthesizers generate any clock rate from 1 Hz to 750 MHz with maximum jitter below 0.62 ps RMS.
Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FEC rates.
DPLLs filter.

ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
ZL30101 - T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
ZL30102 - T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30105 - T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30106 - SONET/SDH/PDH Network Interface DPLL (Zarlink)
ZL30107 - GbE Line Card Synchronizer (Zarlink Semiconductor)
ZL30108 - SONET/SDH Network Interface DPLL (Zarlink Semiconductor)
ZL30109 - DS1/E1 System Synchronizer (Zarlink Semiconductor)
ZL30110 - Telecom Rate Conversion DPLL (Zarlink Semiconductor)
ZL30111 - POTS Line Card PLL (Zarlink Semiconductor)

Other Datasheets by Microsemi

Published: Jan 21, 2024 |