Datasheet4U Logo Datasheet4U.com

NT5DS32M8ES - Commercial and Industrial Consumer DDR 256Mb SDRAM

General Description

Nanya 256Mb SDRAMs is a high-speed CMOS Double Data Rate SDRAM containing 268,435,456 bits.

It is internally configured as a quad-bank DRAM.

It uses a double-data-rate architecture to achieve high speed operation.

Key Features

  • JEDEC DDR Compliant - Differential clock inputs (CK and ) - DLL aligns DQ and DQS transition with CK transitions - 2n Prefetch Architecture - DQS is edge-aligned with data for reads and center-aligned with data for WRITEs - DQ and DM referenced to both edges of DQS - tRAS lockout (tRAP = tRCD).
  • Signal Integrity - Configurable DS for system compatibility.
  • Data Integrity - Auto Refresh Mode - Self Refresh Mode.
  • Power Saving Mode - Power Down Mode.
  • Interface and Power.

📥 Download Datasheet

Datasheet Details

Part number NT5DS32M8ES
Manufacturer Nanya
File Size 2.21 MB
Description Commercial and Industrial Consumer DDR 256Mb SDRAM
Datasheet download datasheet NT5DS32M8ES Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NT5DS32M8BF (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology
NT5DS32M8BG (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology
NT5DS32M8BS (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology
NT5DS32M8BT (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology
NT5DS32M8BW (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology

Other Datasheets by Nanya

Part Number Description
NT5DS32M8AT 256Mb DDR333/300 SDRAM
NT5DS32M8AW (NT5DSxxMxAx) 256Mb DDR333/300 SDRAM
NT5DS16M16ES Commercial and Industrial Consumer DDR 256Mb SDRAM
NT5DS64M4AT (NT5DSxxMxAx) 256Mb DDR333/300 SDRAM
NT5DS64M4AW (NT5DSxxMxAx) 256Mb DDR333/300 SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DDR 256Mb SDRAM Confidential NT5DS32M8ES / NT5DS16M16ES Nanya Technology Corp. NT5DS32M8ES / NT5DS16M16ES Commercial and Industrial Consumer DDR 256Mb SDRAM Features  JEDEC DDR Compliant - Differential clock inputs (CK and ) - DLL aligns DQ and DQS transition with CK transitions - 2n Prefetch Architecture - DQS is edge-aligned with data for reads and center-aligned with data for WRITEs - DQ and DM referenced to both edges of DQS - tRAS lockout (tRAP = tRCD)  Signal Integrity - Configurable DS for system compatibility  Data Integrity - Auto Refresh Mode - Self Refresh Mode  Power Saving Mode - Power Down Mode  Interface and Power Supply - SSTL_2 compatible (All inputs) - SSTL_2, Class II compatible (All outputs) - VDD/VDDQ=2.5V±0.2V (DDR-333) - VDD/VDDQ=2.6V±0.