Datasheet4U Logo Datasheet4U.com

DS99R105 - (DS99R105 / DS99R106) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

Description

The DS99R105/DS99R106 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information.

Features

  • es.
  • 3 MHz.
  • 40 MHz clock embedded and DC-Balancing 24:1 and 1:24 data transmissions.
  • Capable to drive shielded twisted-pair cable.
  • User selectable clock edge for parallel data on both Transmitter and Receiver coupling interface with no external coding required Individual power-down controls for both Transmitter and Receiver Embedded clock CDR (clock and data recovery) on Receiver and no external source of reference clock needed All codes RDL (random data lock) to support l.

📥 Download Datasheet

Datasheet preview – DS99R105

Datasheet Details

Part number DS99R105
Manufacturer National Semiconductor
File Size 959.92 KB
Description (DS99R105 / DS99R106) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
Datasheet download datasheet DS99R105 Datasheet
Additional preview pages of the DS99R105 datasheet.
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
DS99R105/DS99R106 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer October 2007 www.DataSheet4U.com DS99R105/DS99R106 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description The DS99R105/DS99R106 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins. The DS99R105/DS99R106 incorporates LVDS signaling on the high-speed I/O.
Published: |