Datasheet4U Logo Datasheet4U.com

NB3N111K - 3.3V Differential 1:10 Fanout Clock Driver

Datasheet Summary

Description

The NB3N111K is a differential 1:10 Clock fanout buffer with High

speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation delay variation.

The NB3N111K is designed with PCI Express HCSL clock distribution and FBDIMM applications in mind.

Features

  • Typical Input Clock Frequency 100, 133, 166, or 400 MHz.
  • 220 ps Typical Rise and Fall Times.
  • 800 ps Typical Propagation Delay.
  • Dtpd 100 ps Maximum Propagation Delay Variation per Diff Pair.
  • 0.1 ps Typical RMS Additive Phase Jitter.
  • LVDS Output Levels Optional with Interface Termination.
  • Operating Range: VCC = 3.0 V to 3.6 V with GND = 0 V.
  • Typical HCSL Output Levels (700 mV Peak.
  • to.
  • Peak).
  • LVDS Outpu.

📥 Download Datasheet

Datasheet preview – NB3N111K

Datasheet Details

Part number NB3N111K
Manufacturer ON Semiconductor
File Size 125.17 KB
Description 3.3V Differential 1:10 Fanout Clock Driver
Datasheet download datasheet NB3N111K Datasheet
Additional preview pages of the NB3N111K datasheet.

📁 Similar Datasheet

  • NB3002-VA10A - High speed thermal printhead (300 dots / inch) (Rohm)
  • NB311 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB312 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB313 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB321 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB322 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB323 - 1.5Amp Complementary Power Drivers (National Semiconductor)
Other Datasheets by ON Semiconductor
  • NB3N106K - 3.3V Differential 1:6 Fanout Clock Driver
  • NB3N108K - 3.3V Differential 1:8 Fanout Clock Data Driver
  • NB3N1200K - 3.3V 100/133MHz Differential 1:12 HCSL or Push-Pull Clock ZDB/Fanout Buffer
  • NB3N121K - 3.3V Differential 1:21 Fanout Clock and Data Driver
  • NB3N1900K - 3.3V 100/133MHz Differential 1:19 HCSL Clock ZDB/Fanout Buffer
  • NB3N200S - 3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver
  • NB3N201S - 3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver
  • NB3N206S - 3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver

Full PDF Text Transcription

Click to expand full text
NB3N111K 3.3V Differential 1:10 Fanout Clock Driver with HCSL Outputs Description The NB3N111K is a differential 1:10 Clock fanout buffer with High−speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation delay variation. The NB3N111K is designed with PCI Express HCSL clock distribution and FBDIMM applications in mind. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals per Figures 7, 8, and 9. Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4 and 10. Input pins incorporate separate internal 50 W termination resistors allowing additional single ended system interconnect flexibility.
Published: |