Datasheet4U Logo Datasheet4U.com

NB3N511 - 3.3V / 5.0V 14MHz to 200MHz PLL Clock Multiplier

Datasheet Summary

Description

The NB3N511 is a clock multiplier that will generate one of nine selectable output multiples of an input frequency via two 3

level select inputs (S0, S1).

It accepts a standard fundamental mode crystal or an external reference clock signal.

Locked Loop (PLL) design tech

Features

  • Clock Output Frequencies up to 200 MHz.
  • Nine Selectable Multipliers of the Input Frequency.
  • Operating Range: VDD = 3.3 V ±10% or 5.0 V ±5%.
  • Low Jitter Output of 25 ps One Sigma (rms).
  • Zero ppm Clock Multiplication Error.
  • 45%.
  • 55% Output Duty Cycle.
  • TTL/CMOS Output with 25 mA TTL Level Drive.
  • Crystal Reference Input Range of 5.
  • 32 MHz.
  • Input Clock Frequency Range of 1.
  • 50 MHz.
  • OE,.

📥 Download Datasheet

Datasheet preview – NB3N511

Datasheet Details

Part number NB3N511
Manufacturer ON Semiconductor
File Size 103.47 KB
Description 3.3V / 5.0V 14MHz to 200MHz PLL Clock Multiplier
Datasheet download datasheet NB3N511 Datasheet
Additional preview pages of the NB3N511 datasheet.
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
NB3N511 3.3V / 5.0V 14 MHz to 200 MHz PLL Clock Multiplier Description The NB3N511 is a clock multiplier that will generate one of nine selectable output multiples of an input frequency via two 3−level select inputs (S0, S1). It accepts a standard fundamental mode crystal or an external reference clock signal. Phase−Locked−Loop (PLL) design techniques are used to produce a low jitter, TTL level clock output up to 200 MHz with a 50% duty cycle. An Output Enable (OE) pin is provided, and when asserted low, the clock output goes into tri−state (high impedance).
Published: |