Datasheet4U Logo Datasheet4U.com

NB4N316M - AnyLevel Receiver to CML Driver/Translator

Datasheet Summary

Description

Pin Name I/O Description 1 NC

No Connect.

ECL, CML, LVCMOS, LVDS, Noninverted Differential Input.

ECL, CML, LVCMOS, LVDS, Inverted Differential Input.

Internally Generated Reference Voltage Supply.

Features

  • an input threshold hysteresis of approximately 25 mV, providing increased noise immunity and stability. The device is offered in a small 8.
  • pin TSSOP package (MSOP.
  • 8 compatible).

📥 Download Datasheet

Datasheet preview – NB4N316M

Datasheet Details

Part number NB4N316M
Manufacturer ON Semiconductor
File Size 225.76 KB
Description AnyLevel Receiver to CML Driver/Translator
Datasheet download datasheet NB4N316M Datasheet
Additional preview pages of the NB4N316M datasheet.

📁 Similar Datasheet

  • NB4148 - Small Signal Fast Switching Bridge (World Internation Limited)
Other Datasheets by ON Semiconductor
  • NB4N111K - Clock Fanout Buffer
  • NB4N1158 - Link Replicator
  • NB4N11M - Multi Level Clock/Data Input to CML Receiver/Buffer/Translator
  • NB4N11S - 3.3V 1:2 AnyLevel Input to LVDS Fanout Buffer /Translator
  • NB4N121K - 3.3V Differential 1:21 Differential Fanout Clock Driver
  • NB4N441 - 3.3V Serial Input MultiProtocol PLL Clock Synthesizer
  • NB4N507A - PECL Clock Synthesizer
  • NB4N527S - Dual AnyLevel to LVDS Receiver/Driver/Buffer/Translator

Full PDF Text Transcription

Click to expand full text
NB4N316M 3.3 V AnyLevel] Receiver to CML Driver/Translator with Input Hysteresis 2.0 GHz Clock / 2.5 Gb/s Data The NB4N316M is a differential Clock or Data receiver and will accept AnyLevel input signals: LVPECL, CML, LVCMOS, LVTTL, or LVDS. These signals will be translated to CML, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB4N316M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications. The CML outputs are 16 mA open collector (see Figure 18) which requires resistor (RL) load path to VTT termination voltage (see Figure 19). The open collector CML outputs must be terminated to VTT at power up.
Published: |