Datasheet4U Logo Datasheet4U.com

NBSG53A - 2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider

Datasheet Details

Part number NBSG53A
Manufacturer onsemi
File Size 162.14 KB
Description 2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider
Datasheet download datasheet NBSG53A Datasheet

General Description

Pin Name I/O Description 1 VTCLK

Internal 50 W Termination Pin.

See Table 4.

Inverted Differential Input.

Internal 50 W Termination Pin.

Overview

NBSG53A 2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS* The NBSG53A is a multi-function differential D flip-flop (DFF) or fixed divide by two.

Key Features

  • Maximum Input Clock Frequency (DFF) > 8 GHz Typical (See Figures 3, 5, 7, 9, and 10).
  • Maximum Input Clock Frequency (DIV/2) > 10 GHz Typical (See Figures 4, 6, 8, 9, and 10).
  • 210 ps Typical Propagation Delay (OLS = FLOAT).
  • 45 ps Typical Rise and Fall Times (OLS = FLOAT).
  • DIV/2 Mode (Active with Select Low).
  • DFF Mode (Active with Select High).
  • Selectable Swing PECL Output with Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V.