Download ASM5P2304A Datasheet PDF
ASM5P2304A page 2
Page 2
ASM5P2304A page 3
Page 3

ASM5P2304A Description

ASM5P2304A is a versatile, 3.3 V zero−delay buffer designed to distribute high−speed clocks in PC, workstation, data, tele and other high−performance applications. It is available in 8−pin package. The part has an on−chip PLL which locks to an input clock presented on the REF.

ASM5P2304A Key Features

  • Zero Input-Output Propagation Delay, Adjustable by Capacitive
  • Multiple Configurations
  • Refer to ASM5P2304A Configurations Table
  • Input Frequency Range: 10 MHz to 133 MHz
  • Multiple Low-skew Outputs
  • Output-Output Skew less than 200 pS
  • Device-Device Skew less than 500 pS
  • Two Banks of Two Outputs Each
  • Less than 200 pS Cycle-to-Cycle Jitter
  • 8-pin SOIC Package