Datasheet4U Logo Datasheet4U.com

PLL103-02 - DDR SDRAM Buffer

General Description

The PLL103-02 is designed as a 2.5V buffer to distribute high-speed clocks in PC applications.

The device has 24 outputs.

These outputs can be configured to support four unbuffered DDR DIMMS.

Key Features

  • Generates 24 output buffers from one input.
  • Supports up to four DDR DIMMS.
  • Supports 266MHz DDR SDRAM.
  • One additional output for feedback.
  • Less than 5ns delay.
  • Skew between any outputs is less than 100 ps.
  • 2.5V Supply range. www. DataSheet4U. com.
  • Enhanced DDR Output Drive selected by I2C.
  • Available in 48 pin SSOP. PIN.

📥 Download Datasheet

Datasheet Details

Part number PLL103-02
Manufacturer PhaseLink Corporation
File Size 212.03 KB
Description DDR SDRAM Buffer
Datasheet download datasheet PLL103-02 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL1070A PHASE LOCKED LOOP Z-Communications
PLL1700 MULTI-CLOCK GENERATOR Burr-Brown
PLL1705 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown
PLL1706 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown

Other Datasheets by PhaseLink Corporation

Part Number Description
PLL103-01 Low Skew Buffer
PLL103-03 DDR SDRAM Buffer
PLL103-04 1-to-4 Clock Distribution Buffer
PLL103-05 1-to-5 Clock Distribution Buffer
PLL103-06 DDR SDRAM Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PLL103-02 DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS FEATURES • Generates 24 output buffers from one input. • Supports up to four DDR DIMMS. • Supports 266MHz DDR SDRAM. • One additional output for feedback. • Less than 5ns delay. • Skew between any outputs is less than 100 ps. • 2.5V Supply range. www.DataSheet4U.com • Enhanced DDR Output Drive selected by I2C. • Available in 48 pin SSOP. PIN CONFIGURATION FBOUT VDD2.5 GND DDR0T DDR0C DDR1T DDR1C VDD2.5 GND DDR2T DDR2C VDD2.5 BUF_IN DDR0T 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 N/C VDD2.5 GND DDR11T DDR11C DDR10T DDR10C VDD2.5 GND DDR9T DDR9C VDD2.5 PD# GND DDR8T DDR8C VDD2.