Datasheet4U Logo Datasheet4U.com

KM416S1021C - 512K x 16-Bit x 2-Bank SDRAM

General Description

The KM416S1021C is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Key Features

  • JEDEC standard 3.3V power supply.
  • SSTL_3 (Class II) compatible with multiplexed address.
  • Dual banks operation.
  • MRS cycle with address key programs - CAS latency (2 & 3) - Burst length (1, 2, 4, 8 & Full page) - Burst type (Sequential & Interleave).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • DQM for masking.
  • Auto & self refresh.
  • 64ms refresh period.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
KM416S1020BT-G10T CMOS 16M-Bit SDRAM ETC
KM416S1120AT 521K x 16-Bit x 2 Bank SDRAM Samsung Electronics
KM416S1120D 512K x 16bit x 2 Banks Synchronous DRAM LVTTL ETC
KM416S4020A CMOS SDRAM Samsung Electronics
KM416S4020B CMOS SDRAM Samsung Electronics

Other Datasheets by Samsung Semiconductor

Part Number Description
KM416S1020C 1M x 16 SDRAM
KM416S4030C 1M x 16Bit x 4 Banks Synchronous DRAM
KM416S8030 2M x 16Bit x 4 Banks Synchronous DRAM
KM416S8030B 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL
KM416S8030BN 128Mb SDRAM Shrink TSOP 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
KM416S1021C 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface FEATURES • JEDEC standard 3.3V power supply • SSTL_3 (Class II) compatible with multiplexed address • Dual banks operation • MRS cycle with address key programs - CAS latency (2 & 3) - Burst length (1, 2, 4, 8 & Full page) - Burst type (Sequential & Interleave) • All inputs are sampled at the positive going edge of the system clock. • Burst read single-bit write operation • DQM for masking • Auto & self refresh • 64ms refresh period (4K cycle) Preliminary CMOS SDRAM GENERAL DESCRIPTION The KM416S1021C is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with SAMSUNG′s high performance CMOS technology.