K4H560838F-UCC4 Datasheet PDF - Samsung semiconductor 256Mb F-die DDR400 SDRAM Specs

K4H560838F-UCC4 - 256Mb F-die DDR400 SDRAM

This page provides the datasheet information for the K4H560838F-UCC4, a member of the K4H560838F 256Mb F-die DDR400 SDRAM family.

Datasheet Summary

Description

DDR SDRAM 16Mb x 16 32Mb x 8 VDD DQ0 VDDQ DQ1 DQ2 VSSQ DQ3 DQ4 VDDQ DQ5 DQ6 VSSQ DQ7 NC VDDQ LDQS NC VDD NC LDM WE CAS RAS CS NC BA0 BA1 AP/A10 A0 A1 A2 A3 VDD VDD DQ0 VDDQ NC DQ1 VSSQ NC DQ2 VDDQ NC DQ3 VSSQ NC NC VDDQ NC NC VDD NC NC WE CAS RAS CS NC BA0 BA1 AP/A10 A0 A1 A2 A3 VDD 1 2 3 4 5 6 7

Features

200MHz Clock, 400Mbps data rate.
VDD= +2.6V + 0.10V, VDDQ= +2.6V + 0.10V.
Double-data-rate architecture; two data transfers per clock cycle.
Bidirectional data strobe(DQS).
Four banks operation.
Differential clock inputs(CK and CK).
DLL aligns DQ and DQS transition with CK transition.
MRS cycle with address key programs -. Read latency 3 (clock) for DDR400 , 2.5 (clock) for DDR333 -. Burst length (2, 4, 8) -. Burst type (s.

Datasheet Details

Part number	K4H560838F-UCC4
Manufacturer	Samsung semiconductor
File Size	171.36 KB
Description	256Mb F-die DDR400 SDRAM
Datasheet	K4H560838F-UCC4 Datasheet
Additional preview pages of the K4H560838F-UCC4 datasheet.

📁 Similar Datasheet

K4H560838A-TCA0 - 128Mb DDR SDRAM (Samsung)

K4H560838A-TCA2 - 128Mb DDR SDRAM (Samsung)

K4H560838A-TCB0 - 128Mb DDR SDRAM (Samsung)

K4H560838A-TLA0 - 128Mb DDR SDRAM (Samsung)

K4H560838A-TLA2 - 128Mb DDR SDRAM (Samsung)

K4H560838A-TLB0 - 128Mb DDR SDRAM (Samsung)

K4H560838B - 128Mb DDR SDRAM (Samsung)

K4H560838B-TCA0 - 128Mb DDR SDRAM (Samsung)

K4H560838B-TCA2 - 128Mb DDR SDRAM (Samsung)

K4H560838B-TCB0 - 128Mb DDR SDRAM (Samsung)

Full PDF Text Transcription

Click to expand full text

DDR SDRAM 256Mb F-die (x8, x16) DDR SDRAM 256Mb F-die DDR400 SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Revision 1.1 Rev. 1.1 August. 2003 DDR SDRAM 256Mb F-die (x8, x16) 256Mb F-die Revision History Revison 1.0 (June. 2003) 1. First release Revison 1.1 (August. 2003) 1. Added x8 org (K4H560838F) DDR SDRAM Rev. 1.1 August. 2003 DDR SDRAM 256Mb F-die (x8, x16) Key Features • 200MHz Clock, 400Mbps data rate. • VDD= +2.6V + 0.10V, VDDQ= +2.6V + 0.10V • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 3 (clock) for DDR400 , 2.5 (clock) for DDR333 -.

Published: Oct 10, 2005 |