Datasheet4U Logo Datasheet4U.com

K4S161622H - 16Mb H-die SDRAM Specification

General Description

The K4S161622H is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Key Features

  • 3.3V power supply LVTTL compatible with multiplexed address two banks operation MRS cycle with address key programs -. CAS Latency ( 2 & 3) -. Burst Length (1, 2, 4, 8 & full page) -. Burst Type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Burst Read Single-bit Write operation DQM for masking Auto & self refresh 32ms refresh period (2K cycle) CMOS SDRAM.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SDRAM 16Mb H-die(x16) CMOS SDRAM 16Mb H-die SDRAM Specification Revision 1.5 August 2004 Samsung Electronics reserves the right to change products or specification without notice. Rev. 1.5 August 2004 SDRAM 16Mb H-die(x16) Revision History Revision 0.0 (May, 2003) - Target spec release. Revision 0.1 (October, 2003) - Modified tRDL from 1CLK to 2CLK. Revision 0.2 (October, 2003) - Deleted AC parameter notes 5. Revision 0.3 (October, 2003) - Modified tRDL & deleted speed 200MHz. Revision 1.0 (November, 2003) - Revision 1.0 spec. release. Revision 1.1 (December, 2003) - Corrected PKG dimension. Revision 1.2 (January, 2004) - Deleted -10(10ns) speed. - Modified load cap 50pF -> 30pF. - Modified DC current . Revision 1.3 (January, 2004) - Corrected typo Revision 1.