Datasheet4U Logo Datasheet4U.com

K4D263238F - 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM

General Description

The K4D263238F is 134,217,728 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 1,048,576 words by 32 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Key Features

  • 2.5V ± 5% power supply for device operation.
  • 2.5V ± 5% power supply for I/O interface.
  • SSTL_2 compatible inputs/outputs.
  • 4 banks operation.
  • MRS cycle with address key programs -. Read latency 3 (clock) -. Burst length (2, 4, 8 and Full page) -. Burst type (sequential & interleave).
  • Full page burst length for sequential burst type only.
  • Start address of the full page burst should be even.
  • All inputs except data & DM are samp.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
K4D263238I-VC 128M-Bit GDDR SDRAM Samsung Electronics
K4D26323GC 128Mbit GDDR SDRAM Samsung semiconductor
K4D26323QG 128Mbit GDDR SDRAM Samsung semiconductor

Other Datasheets by Samsung Semiconductor

Part Number Description
K4D263238A 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM
K4D263238D 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM
K4D263238E 1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM
K4D263238G-GC 128Mbit GDDR SDRAM
K4D263238I-UC 128M GDDR SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
K4D263238F 128M DDR SDRAM 128Mbit DDR SDRAM 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL Revision 1.1 May 2003 - 1 - Rev 1.1 (May 2003) K4D263238F Revision History Revision 1.1 (May 30, 2003) • Added Lead Free package part number in the datasheet. 128M DDR SDRAM Revision 1.0 (April 29, 2003) • Define DC spec. Revision 0.0 (January 20, 2003)- Target spec • Define target spec. - 2 - Rev 1.1 (May 2003) K4D263238F 128M DDR SDRAM 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL FEATURES • 2.5V ± 5% power supply for device operation • 2.5V ± 5% power supply for I/O interface • SSTL_2 compatible inputs/outputs • 4 banks operation • MRS cycle with address key programs -.