ZL30110 Datasheet Telecom Rate Conversion Dpll

Manufacturer: Zarlink Semiconductor

Overview: ZL30110 Telecom Rate Conversion DPLL.

Datasheet Details

Part number	ZL30110
Manufacturer	Zarlink Semiconductor
File Size	320.76 KB
Description	Telecom Rate Conversion DPLL
Datasheet	ZL30110_ZarlinkSemiconductor.pdf

The ZL30110 clock rate conversion digital phaselocked loop (DPLL) provides accurate and reliable frequency conversion.

The ZL30110 generates a range of clocks that are either locked to the input reference or locked to the external crystal or oscillator.

In the locked mode, the reference input is continuously monitored for a failure condition.

Synchronizes to 8 kHz, 2.048 MHz, 8.192 MHz or 16.384 MHz.
Provides a range of output clocks:.
65.536 MHz TDM clock locked to the input reference.
General purpose 25 MHz fan-out to 6 outputs locked to the external crystal or oscillator.
General purpose 125 MHz and 66 MHz or 100 MHz locked to the external crystal or oscillator.
Provides DPLL lock and reference fail indication.
Automatic free run mode on reference fail.
DPLL.

Part Number	Description
ZL30111	POTS Line Card PLL
ZL30112	SLIC/CODEC DPLL
ZL30116	SONET/SDH Low Jitter System Synchronizer
ZL30117	SONET/SDH Low Jitter Line Card Synchronizer
ZL30119	Low Jitter Line Card Synchronizer
ZL30102	T1/E1 Stratum 4/4E Redundant System Clock Synchronizer
ZL30105	T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer
ZL30107	GbE Line Card Synchronizer
ZL30108	SONET/SDH Network Interface DPLL
ZL30109	DS1/E1 System Synchronizer