Datasheet4U.com

74AUP2G34 - Low-power dual buffer

Product Overview

nexperia

📥 Download Datasheet

74AUP2G34 Low-power dual buffer by nexperia - Datasheet Preview — Datasheet preview – 74AUP2G34

Datasheet Details

Part number	74AUP2G34
Manufacturer	nexperia
File Size	261.07 KB
Description	Low-power dual buffer
Datasheet	74AUP2G34 Datasheet
Additional preview pages of the 74AUP2G34 datasheet.

Product details

Description

The 74AUP2G34 is a dual buffer.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
CMOS low power dissipation.
High noise immunity.
Overvoltage tolerant inputs to 3.6 V.
Low noise overshoot and undershoot < 10 % of VCC.
IOFF circuitry provides partial Power-down mode operation.
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
Low static power consumption; ICC = 0.9 μA (maximum).
Complies with JEDEC standards:.
JESD8-12 (0.8.

📁 Similar Datasheet

74AUP2G34 - DUAL BUFFERS (Diodes)
74AUP2G34 - Low-power dual buffer (NXP)
74AUP2G3404 - BUFFER AND INVERTER (Diodes)
74AUP2G32 - DUAL OR GATE (Diodes)
74AUP2G32 - Low-power Dual 2-input OR Gate (NXP)
74AUP2G38 - Low Power Dual 2-Input NAND Gate (NXP)
74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 - DUAL NAND GATE (Diodes)

Other Datasheets by nexperia

74AUP2G3404 - Low-power buffer and inverter
74AUP2G3407 - Low-power single buffer
74AUP2G32 - Low-power dual 2-input OR gate
74AUP2G38 - Low-power dual 2-input NAND gate
74AUP2G00 - Low-power dual 2-input NAND gate
74AUP2G00-Q100 - Low-power dual 2-input NAND gate

Published: Jul 25, 2019 |