ACT112 Datasheet | Specifications & PDF Download

www.DataSheet4U.com 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop September 1998 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop General De

Rating: 1 ★ (8 votes)

• 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers • Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes PCB Lay

Rating: 1 ★ (7 votes)

54ACT11253, 74ACT11253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCAS040A – D3110, MARCH 1988 – REVISED APRIL 1993 • Inputs Are TT

Rating: 1 ★ (7 votes)

• Inputs Are TTL-Voltage Compatible • Generates Either Odd or Even Parity for Nine Data Lines • Cascadable for n-Bits Parity • Flow-Through Architectu

Rating: 1 ★ (6 votes)

D 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers D Inputs Are TTL-Voltage Compatible D Flow-Through Architecture Optimizes PCB Lay

Rating: 1 ★ (6 votes)

• 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers • Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes PCB Lay

Rating: 1 ★ (5 votes)

ą 74ACT11258 QUADRUPLE 2ĆLINE TO 1ĆLINE DATA SELECTOR/MULTIPLEXER WITH 3ĆSTATE OUTPUTS SCAS056A − D3278, JANUARY 1989 − REVISED APRIL 1993 • Inputs A

Rating: 1 ★ (5 votes)

• Inputs Are TTL-Voltage Compatible • Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators • Flow-Through Architecture Op

Rating: 1 ★ (5 votes)

54ACT11253, 74ACT11253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCAS040A – D3110, MARCH 1988 – REVISED APRIL 1993 • Inputs Are TT

Rating: 1 ★ (5 votes)

Rating: 1 ★ (5 votes)

TECHNICAL DATA IN74ACT112 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT112 is identical in pinout to the LS/ALS112,

Rating: 1 ★ (4 votes)

ą • Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems • Noninverting Version of ′ACT11138 • Incorporates 3 Enable Inp

Rating: 1 ★ (4 votes)

• Inputs Are TTL-Voltage Compatible • Generates Either Odd or Even Parity for Nine Data Lines • Cascadable for n-Bits Parity • Flow-Through Architectu

Rating: 1 ★ (4 votes)

D 3-State Outputs Drive Bus Lines Directly D Inputs Are TTL-Voltage Compatible D Flow-Through Architecture Optimizes PCB Layout D Center-Pin VCC and G

Rating: 1 ★ (4 votes)

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS323 – JANUARY 2003 D Inputs Are TTL-Voltage Compatible D

Rating: 1 ★ (4 votes)

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS323 – JANUARY 2003 D Inputs Are TTL-Voltage Compatible D

Rating: 1 ★ (4 votes)

HD74AC112/HD74ACT112 Dual JK Negative Edge-Triggered Flip-Flop Description The HD74AC112/HD74ACT112 features individual J, K, Clock and asynchronous

Rating: 1 ★ (3 votes)

HD74AC112/HD74ACT112 Dual JK Negative Edge-Triggered Flip-Flop REJ03D0244–0200Z (Previous ADE-205-364 (Z)) Rev.2.00 Jul.16.2004 Description The HD74A

Rating: 1 ★ (3 votes)

www.DataSheet4U.com CT ULTRA SMALL AUTOMOTIVE RELAY CT-RELAYS • Simple footprint enables ease of PC board layout 10 terminals layout 17.4 .685 14

Rating: 1 ★ (3 votes)

TECHNICAL DATA www.DataSheet4U.com KK74ACT112 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The KK74ACT112 is identical in pin

Rating: 1 ★ (3 votes)