AT89C Datasheet | Specifications & PDF Download

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24MHz in X2 Mode – Dual Data Pointer – Full-duplex Enha

(5 views)

Features • 80C52 Compatible – 8051 Pin and Instruction Compatible – Four 8-bit I/O Ports – Three 16-bit Timer/Counters – 256 Bytes Scratch Pad RAM – 9

(3 views)

Features • Compatible with MCS-51™ Products • 8K Bytes of In-System Reprogrammable Flash Memory • Endurance: 1,000 Write/Erase Cycles • Fully Static O

(3 views)

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode – Dual Data Pointer – Full-duplex Enh

(3 views)

Features • Compatible with MCS-51™ Products • 1K Byte of Reprogrammable Flash Memory • • • • • • • • • • – Endurance: 1,000 Write/Erase Cycles 2.7V to

(2 views)

Features • 80C52 Compatible – 8051 Instruction Compatible – Six 8-bit I/O Ports (64 pins or 68 Pins Versions) – Four 8-bit I/O Ports (44 Pins Version)

(2 views)

Features • MPEG I/II-Layer 3 Hardwired Decoder – Stand-alone MP3 Decoder – 48, 44.1, 32, 24, 22.05, 16 kHz Sampling Frequency – Separated Digital Volu

(2 views)

AT89C55 Features • Compatible with MCS-51™ Products • 20K Bytes of In-System Reprogrammable Flash Memory • • • • • • • – Endurance: 1,000 Write/Erase

(2 views)

Features • Protocol – USB Used as a Physical Layer – Device Firmware Upgrade Class Compliant – Auto-Frequency Detection • In-System Programming – Read

(2 views)

AT89C51RD2 / AT89C51ED2 QualPack Qualification Package AT89C51ED2 FLASH 8-bit C51 Microcontroller 64 Kbytes FLASH, 2 Kbytes EEPROM www.DataSheet4U.c

(2 views)

Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 1K Bytes of On-chip XRAM • 32K Bytes of On-chip Flash Memory – Data Retention: 10 Year

(2 views)

Features • 80C51 Core : – 6 Clocks per Instruction – Speed up to 16 MHz • 768 Bytes RAM • AT83C5122: 32 Kbytes ROM • AT83C5123: 30 Kbytes ROM • AT85C5

(2 views)

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24MHz in X2 Mode – Dual Data Pointer – Full-duplex Enha

(2 views)

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode – Dual Data Pointer – Full-duplex Enh

(2 views)

Features • MPEG I/II-Layer 3 Hardwired Decoder – Stand-alone MP3 Decoder – 48, 44.1, 32, 24, 22.05, 16 kHz Sampling Frequency – Separated Digital Volu

(2 views)

Features • MPEG I/II-Layer 3 Hardwired Decoder – Stand-alone MP3 Decoder – 48, 44.1, 32, 24, 22.05, 16 kHz Sampling Frequency – Separated Digital Volu

(2 views)

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode – Dual Data Pointer – Full-duplex Enh

(2 views)

Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 256 Bytes of On-chip XRAM • 16K Bytes of On-chip Flash Memory – Data Retention: 10 Yea

(2 views)

Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 1 KB of On-chip XRAM • 32 KB of On-chip Flash Memory – Data Retention: 10 Years at 85°

(2 views)

Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 256 Bytes of On-chip XRAM • 16K Bytes of On-chip Flash Memory – Data Retention: 10 Yea

(2 views)