Datasheet4U Logo Datasheet4U.com

CY7C1327G - 4-Mbit Pipelined Sync SRAM

Description

The CY7C1327G SRAM integrates 256K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK).

Features

  • Registered inputs and outputs for pipelined operation.
  • 256K × 18 common I/O Architecture.
  • 3.3 V core power supply (VDD).
  • 2.5 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 3.5 ns (for 166-MHz device).
  • Provide high performance 3-1-1-1 access rate.
  • User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences.
  • Separate processor and controller address strobes.
  • Synchronous self-timed writes.
  • Asynchrono.

📥 Download Datasheet

📁 Similar Datasheet

  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)
  • CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C132 - 2K x 8 Dual-Port Static RAM
  • CY7C1320AV18 - 18-Mbit DDR-II SRAM 2-Word Burst Architecture
  • CY7C1320BV18 - 18-Mbit DDR-II SRAM 2-Word Burst Architecture
  • CY7C1320CV18 - (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture
  • CY7C1320JV18 - 18-Mbit DDR-II SRAM 2-Word Burst Architecture
  • CY7C1320KV18 - 18-Mbit DDR II SRAM Two-Word Burst Architecture
  • CY7C1321BV18 - 1.8V Synchronous Pipelined SRAM
  • CY7C1321KV18 - 18-Mbit DDR II SRAM Four-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1327G 4-Mbit (256K × 18) Pipelined Sync SRAM 4-Mbit (256K × 18) Pipelined Sync SRAM Features ■ Registered inputs and outputs for pipelined operation ■ 256K × 18 common I/O Architecture ■ 3.3 V core power supply (VDD) ■ 2.5 V I/O power supply (VDDQ) ■ Fast clock-to-output times ❐ 3.
Published: |