900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Cypress Semiconductor Electronic Components Datasheet

CY7C136 Datasheet

2K x 8 Dual-Port Static RAM

No Preview Available !

CY7C132, CY7C136
CY7C136A, CY7C142,
CY7C146
2K x 8 Dual-Port Static RAM
Features
True dual-ported memory cells that enable simultaneous reads
of the same memory location
2K x 8 organization
0.65 micron CMOS for optimum speed and power
High speed access: 15 ns
Low operating power: ICC = 110 mA (maximum)
Fully asynchronous operation
Automatic power-down
Master CY7C132/CY7C136/CY7C136A[1] easily expands data
bus width to 16 or more bits using slave CY7C142/CY7C146
BUSY output flag on CY7C132/CY7C136/CY7C136A;
BUSY input on CY7C142/CY7C146
INT flag for port to port communication (52-Pin PLCC/PQFP
versions)
CY7C136, CY7C136A, and CY7C146 available in 52-pin
PLCC and 52-pin PQFP packages
Pb-free packages available
Functional Description
The CY7C132, CY7C136, CY7C136A, CY7C142, and CY7C146
are high speed CMOS 2K x 8 dual-port static RAMs. Two ports
are provided to permit independent access to any location in
memory. The CY7C132, CY7C136, and CY7C136A can be used
as either a standalone 8-bit dual-port static RAM or as a
MASTER dual-port RAM, in conjunction with the
CY7C142/CY7C146 SLAVE dual-port device. They are used in
systems that require 16-bit or greater word widths. This is the
solution to applications that require shared or buffered data, such
as cache memory for DSP, bit-slice, or multiprocessor designs.
Each port has independent control pins; chip enable (CE), write
enable (R/W), and output enable (OE). BUSY flags are provided
on each port. In addition, an interrupt flag (INT) is provided on
each port of the 52-pin PLCC version. BUSY signals that the port
is trying to access the same location currently being accessed
by the other port. On the PLCC version, INT is an interrupt flag
indicating that data is placed in an unique location (7FF for the
left port and 7FE for the right port).
An automatic power-down feature is controlled independently on
each port by the chip enable (CE) pins.
Logic Block Diagram
R/WL
CEL
OEL
R/WR
CER
OER
I/O7L
I/O0L
BUSYL[2]
A 10L
A 0L
I/O
CONTROL
I/O
CONTROL
ADDRESS
DECODER
MEMORY
ARRAY
ADDRESS
DECODER
I/O7R
I/O0R
[2]
BUSYR
A 10R
A 0R
INTL[3]
CEL
OEL
R/WL
ARBITRATION
LOGIC
(7C132/7C136 ONLY)
AND
INTERRUPTLOGIC
(7C136/7C146 ONLY)
CER
OER
R/WR
[3]
INTR
Notes
1. CY7C136 and CY7C136A are functionally identical.
2. CY7C132/CY7C136/CY7C136A (Master): BUSY is open drain output and requires pull up resistor. CY7C142/CY7C146 (Slave): BUSY is input.
3. Open drain outputs; pull up resistor required.
Cypress Semiconductor Corporation • 198 Champion Court
Document #: 38-06031 Rev. *H
• San Jose, CA 95134-1709 • 408-943-2600
Revised October 14, 2011


Cypress Semiconductor Electronic Components Datasheet

CY7C136 Datasheet

2K x 8 Dual-Port Static RAM

No Preview Available !

Pinouts
Figure 1. 52-Pin PLCC (Top View)
CY7C132, CY7C136
CY7C136A, CY7C142,
CY7C146
Figure 2. 52-Pin PQFP (Top View)
A1L
A2L
A3L
A4L
A5L
A6L
A7L
A8L
A9L
I/O0L
I/O1L
I/O2L
I/O3L
7 6 5 4 3 2 1 52 51 50 49 48 47
8 46
9 45
10 44
11 43
12 42
13 7C136/7C136A
14 7C146
15
41
40
39
16 38
17 37
18 36
19 35
20 34
2122 23 24 25 26 27 28 29 30 31 32 33
OER
A0R
A1R
A2R
A3R
A4R
A5R
A6R
A7R
A8R
A9R
NC
I/O7R
A1L
A2L
A3L
A4L
A5L
A6L
A7L
A8L
A9L
I/O0L
I/O1L
I/O2L
I/O3L
52 51 50 49 48 47 46 45 44 43 42 41 40
1 39
2 38
3 37
4 36
5 35
6 7C136/7C136A 34
7 7C146 33
8 32
9 31
10 30
11 29
12 28
13 27
1415 16 17 18 19 20 21 22 23 24 25 26
OER
A0R
A1R
A2R
A3R
A4R
A5R
A6R
A7R
A8R
A9R
NC
I/O7R
Selection Guide
Specification
Maximum Access Time
Maximum Operating Current Com’l/Ind
Maximum Standby Current Com’l/Ind
Shaded areas contain preliminary information.
7C136-15[4]
7C146-15
15
190
75
7C132-25 [4]
7C136-25
7C142-25
7C146-25
25
170
65
7C132-30
7C136-30
7C142-30
7C146-30
30
170
65
7C132-35
7C136-35
7C142-35
7C146-35
35
120
45
7C132-45
7C136-45
7C142-45
7C146-45
45
120
45
7C132-55
7C136-55
7C136A-5
5
7C142-55
7C146-55
55
110
35
Unit
ns
mA
mA
Note:
4. 15 ns and 25 ns version available in PQFP and PLCC packages only.
Document #: 38-06031 Rev. *H
Page 2 of 17


Part Number CY7C136
Description 2K x 8 Dual-Port Static RAM
Maker Cypress Semiconductor
Total Page 17 Pages
PDF Download

CY7C136 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 CY7C130 1K x 8 Dual-Port Static RAM
Cypress Semiconductor
2 CY7C1302CV25 9-Mbit Burst of Two Pipelined SRAMs
Cypress Semiconductor
3 CY7C1302DV25 9-Mbit Burst of Two Pipelined SRAMs
Cypress Semiconductor
4 CY7C1303BV18 18-Mbit Burst of 2 Pipelined SRAM
Cypress Semiconductor
5 CY7C1303BV25 18-Mbit Burst of Two-Pipelined SRAM
Cypress Semiconductor
6 CY7C1304DV25 9-Mbit Burst of 4 Pipelined SRAM
Cypress Semiconductor
7 CY7C1305BV18 18-Mbit Burst of 4 Pipelined SRAM
Cypress Semiconductor
8 CY7C1305BV25 18-Mbit Burst of 4 Pipelined SRAM
Cypress Semiconductor
9 CY7C1306BV18 18-Mbit Burst of 2 Pipelined SRAM
Cypress Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy