1:12 lvcmos pll clock generator.
* Fully Integrated PLL
* Selectable Differential PECL or LVCMOS inputs for
reference clock source
* 14 LVCMOS outputs
*
*
*
3 banks with 4 outp.
The XRK697H73 can select between one of three reference inputs and provides 14 LVCMOS outputs -12 outputs (3 banks of 4.
The XRK697H73 is a PLL based LVCMOS Clock Generator targeted for high performance and low skew clock distribution applications. The XRK697H73 can select between one of three reference inputs and provides 14 LVCMOS outputs -12 outputs (3 banks of 4) f.
Image gallery
TAGS
Download (Size : 174.89KB)