HY5DU281622AT-6 Overview
and is subject to change without notice. Hynix semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied.
HY5DU281622AT-6 Key Features
- VDD, VDDQ = 2.5V +/- 5% All inputs and outputs are patible with SSTL_2 interface JEDEC standard 400mil 66pin TSOP-II wit
- data transaction aligned to bidirectional data strobe (DQS) x16 device has 2 bytewide data strobes (LDQS, UDQS) per each
- All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock Write
- ORDERING INFORMATION