ICSSSTU32864 buffer equivalent, 25-bit configurable registered buffer.
* 25-bit 1:1 or 14-bit 1:2 configurable registered buffer
* Supports SSTL_18 JEDEC specification on data inputs and outputs
* Supports LVCMOS switching level.
1:2 Register B (C0 = 1, C1 = 1)
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. .
Image gallery
TAGS
Download (Size : 140.58KB)