ICSSSTUAF32869A Datasheet (IDT) - 14-BIT CONFIGURABLE REGISTERED BUFFER

ICSSSTUAF32869A, 14-BIT CONFIGURABLE REGISTERED BUFFER

The ICSSSTUAF32869A is 14-bit 1:2 registered buffer with parity, designed for 1.7 V to 1.9 V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18.

The control inputs are LVCMOS.

All outputs are 1.8V CMOS drivers optimized to drive the DDR2 DIMM load.

They provi

www.DataSheet4U.com DATASHEET 14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 ICSSSTUAF32869A The ICSSSTUAF32869A includes a parity checking function.

The ICSSSTUAF32869A accepts a parity bit from the memory controller at its input pin PARIN one or two cycles after the corresponding data input, compares it with the data received on the D-inputs and indicates on its opendrain PTYERR pin (active low) whether a parity error has occurred.

The number of cycles depends on the setting of C1.

When use

ICSSSTUAF32869A Features

* 14-bit 1:2 registered buffer with parity check functionality

* Supports SSTL_18 JEDEC specification on data inputs and outputs

* 50% more dynamic driver strength than standard SSTU32864

* Supports LVCMOS switching levels on C1 and RESET inputs

* Low volta