Datasheet4U Logo Datasheet4U.com

ICSSSTUB32871A Datasheet - ICS

ICSSSTUB32871A_ICS.pdf

Preview of ICSSSTUB32871A PDF
ICSSSTUB32871A Datasheet Preview Page 2 ICSSSTUB32871A Datasheet Preview Page 3

Datasheet Details

Part number:

ICSSSTUB32871A

Manufacturer:

ICS

File Size:

228.67 KB

Description:

27-bit registered buffer.

ICSSSTUB32871A, 27-Bit Registered Buffer

This 27-bit 1:1 registered buffer with parity is designed for 1.7V to 1.9V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18.

The control inputs are LVCMOS.

All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load.

The ICSSSTUB

ICSSSTUB32871A Features

* 27-bit 1:1 registered buffer with parity check functionality

* Supports SSTL_18 JEDEC specification on data inputs and outputs

* Supports LVCMOS switching levels on RESET input

* 50% more dynamic driver strength than standard SSTU32864

* Low voltage operati

📁 Related Datasheet

📌 All Tags

ICS ICSSSTUB32871A-like datasheet