Datasheet4U Logo Datasheet4U.com

SY89873L - IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION

General Description

< 800ps tPD (matched-delay between banks) < 15ps within-device skew This 3.3V low-skew, low-jitter, precision LVDS output clock < 190ps rise/fall time divider accepts any high-speed differential clock input (AC- or Low jitter design DC-coupled) CML, LVPECL, HSTL o

Key Features

  • Guaranteed AC performance Precision Edge®.
  • > 2.0GHz fMAX output toggle.
  • > 3.0GHz fMAX input.

📥 Download Datasheet

Datasheet Details

Part number SY89873L
Manufacturer Micrel Semiconductor
File Size 132.03 KB
Description IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION
Datasheet download datasheet SY89873L Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY89874U Programmable Clock Divider/Fanout Buffer Microchip
SY89206V DIFFERENTIAL PECL/ECL RECEIVER/BUFFER MICREL
SY89216V DIFFERENTIAL PECL/ECL RECEIVER/BUFFER MICREL
SY89230U Clock Divider Micrel
SY89231U Clock Divider Micrel

Other Datasheets by Micrel Semiconductor

Part Number Description
SY89871U 2.5GHz Any Diff. In-To-LVPECL Programmable Clock Divider/Fanout Buffer
SY89872U IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER
SY89874AU 2.5GHz Any-In to LVPECL Programmable Clock Divider/Fanout Buffer
SY89874U Programmable Clock Divider/Fanout Buffer
SY89875U IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER AND 1:2 FANOUT BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Micrel, Inc. 3.3V, 2.0GHz ANY DIFF. IN-TO-LVDS SY89873L ® Precision Edge PROGRAMMABLE CLOCK DIVIDER SY89873L FANOUT BUFFER W/ INTERNAL TERMINATION Precision Edge® FEATURES ■ Guaranteed AC performance Precision Edge® • > 2.0GHz fMAX output toggle • > 3.0GHz fMAX input DESCRIPTION • < 800ps tPD (matched-delay between banks) • < 15ps within-device skew This 3.3V low-skew, low-jitter, precision LVDS output clock • < 190ps rise/fall time divider accepts any high-speed differential clock input (AC- or ■ Low jitter design DC-coupled) CML, LVPECL, HSTL or LVDS and divides down • < 1psRMS cycle-to-cycle jitter the frequency using a programmable divider ratio to create a • < 10psPP total jitter frequency-locked, lower speed version of the input clock.