low-power dual d-type flip-flop.
I Wide supply voltage range from 0.8 V to 3.6 V I High noise immunity I Complies with JEDEC standards: N JESD8-12 (0.8 V to 1.3 V) N JESD8-11 (0.9 V to 1.65 V) N JESD8-7 .
using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is .
The 74AUP2G79 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the e.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 146.02KB)