Datasheet4U Logo Datasheet4U.com

74AUP2G79-Q100

Low-power dual D-type flip-flop

74AUP2G79-Q100 Features

* Automotive product qualification in accordance with AEC-Q100 (Grade 1)

* Specified from -40 °C to +85 °C and from -40 °C to +125 °C

* Wide supply voltage range from 0.8 V to 3.6 V

* High noise immunity

* Complies with JEDEC standards:

* JESD8-12 (0.8

74AUP2G79-Q100 General Description

The 74AUP2G79-Q100 provides the dual positive-edge triggered D-type flip-flop. Information on the data input (nD) is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse (nCP). The nD input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predicta.

74AUP2G79-Q100 Datasheet (240.72 KB)

Preview of 74AUP2G79-Q100 PDF

Datasheet Details

Part number:

74AUP2G79-Q100

Manufacturer:

nexperia ↗

File Size:

240.72 KB

Description:

Low-power dual d-type flip-flop.

📁 Related Datasheet

74AUP2G79 - Low-power dual D-type flip-flop (NXP Semiconductors)
.. 74AUP2G79 Low-power dual D-type flip-flop; positive-edge trigger Rev. 02 — 19 March 2008 Product data sheet 1. General description.

74AUP2G79 - Low-power dual D-type flip-flop (nexperia)
74AUP2G79 Low-power dual D-type flip-flop; positive-edge trigger Rev. 11 — 3 December 2020 Product data sheet 1. General description The 74AUP2G79.

74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 8 — 5 February 2013 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NA.

74AUP2G00 - DUAL NAND GATE (Diodes)
NEW PRODUCT 74AUP2G00 DUAL NAND GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power an.

74AUP2G00 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 11 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NAND .

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00-Q100 Low-power dual 2-input NAND gate Rev. 2 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00-Q100 provides dual 2-in.

74AUP2G02 - DUAL NOR GATE (Diodes)
NEW PRODUCT 74AUP2G02 DUAL NOR GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and.

74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
74AUP2G02 Low-power dual 2-input NOR gate Rev. 7 — 4 February 2013 Product data sheet 1. General description The 74AUP2G02 provides a dual 2-input N.

TAGS

74AUP2G79-Q100 Low-power dual D-type flip-flop nexperia

Image Gallery

74AUP2G79-Q100 Datasheet Preview Page 2 74AUP2G79-Q100 Datasheet Preview Page 3

74AUP2G79-Q100 Distributor