Datasheet4U Logo Datasheet4U.com

74AUP2G79 - Low-power dual D-type flip-flop

Datasheet Summary

Description

The 74AUP2G79 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.

Features

  • I Wide supply voltage range from 0.8 V to 3.6 V I High noise immunity I Complies with JEDEC standards: N JESD8-12 (0.8 V to 1.3 V) N JESD8-11 (0.9 V to 1.65 V) N JESD8-7 (1.2 V to 1.95 V) N JESD8-5 (1.8 V to 2.7 V) N JESD8-B (2.7 V to 3.6 V) I ESD protection: N HBM JESD22-A114E Class 3A exceeds 5000 V N MM JESD22-A115-A exceeds 200 V N CDM JESD22-C101-C exceeds 1000 V I Low static power consumption; ICC = 0.9 µA (maximum) I Latch-up performance exceeds 100 mA per JESD78 Class II I Inputs accept.

📥 Download Datasheet

Datasheet preview – 74AUP2G79

Datasheet Details

Part number 74AUP2G79
Manufacturer NXP Semiconductors
File Size 146.02 KB
Description Low-power dual D-type flip-flop
Datasheet download datasheet 74AUP2G79 Datasheet
Additional preview pages of the 74AUP2G79 datasheet.

📁 Similar Datasheet

  • 74AUP2G79 - Low-power dual D-type flip-flop (nexperia)
  • 74AUP2G79-Q100 - Low-power dual D-type flip-flop (nexperia)
  • 74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
  • 74AUP2G00 - DUAL NAND GATE (Diodes)
  • 74AUP2G00 - Low-power dual 2-input NAND gate (nexperia)
  • 74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
  • 74AUP2G02 - DUAL NOR GATE (Diodes)
  • 74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
  • 74AUP2G02 - Low-power dual 2-input NOR gate (nexperia)
  • 74AUP2G04 - Low-power dual inverter (NXP)
Other Datasheets by NXP Semiconductors

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 74AUP2G79 Low-power dual D-type flip-flop; positive-edge trigger Rev. 02 — 19 March 2008 Product data sheet 1. General description The 74AUP2G79 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.
Published: |