Datasheet4U Logo Datasheet4U.com

74AUP2G79 Low-power dual D-type flip-flop

📥 Download Datasheet  Datasheet Preview Page 1

Description

www.DataSheet4U.com 74AUP2G79 Low-power dual D-type flip-flop; positive-edge trigger Rev.02 * 19 March 2008 Product data sheet 1.General des.
The 74AUP2G79 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

📥 Download Datasheet

Preview of 74AUP2G79 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* I Wide supply voltage range from 0.8 V to 3.6 V I High noise immunity I Complies with JEDEC standards: N JESD8-12 (0.8 V to 1.3 V) N JESD8-11 (0.9 V to 1.65 V) N JESD8-7 (1.2 V to 1.95 V) N JESD8-5 (1.8 V to 2.7 V) N JESD8-B (2.7 V to 3.6 V) I ESD protection: N HBM JESD22-A114E Class 3A exceeds 5000

Applications

* using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down. The 74AUP2G79 provides the dual positive-edge triggered D-type flip-flop. Information on the data input (nD) is transferred to the nQ output on the LOW-to-HIGH transiti

74AUP2G79 Distributors

📁 Related Datasheet

📌 All Tags

NXP Semiconductors 74AUP2G79-like datasheet