Download Datasheet (214.74 KB)
74AUP2G04-Q100
214.74 KB
Low-power dual inverter.
74AUP2G04-Q100
Low-power dual inverter
Rev. 3 * 31 January 2022
Product data sheet
1. General desc.
The 74AUP2G04-Q100 is a dual inverter. Schmitt-trigger action at all inputs makes the circuit tolera.
📁 Related Datasheet
74AUP2G04 - Low-power dual inverter
(NXP)
74AUP2G04
Low-power dual inverter
Rev. 6 — 17 September 2015
Product data sheet
1. General description
The 74AUP2G04 provides two inverting buffers..
74AUP2G04 - DUAL INVERTERS
(Diodes)
Preliminary Datasheet
74AUP2G04
DUAL INVERTERS
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extend.
74AUP2G04 - Low-power dual inverter
(nexperia)
74AUP2G04
Low-power dual inverter
Rev. 8 — 31 January 2022
Product data sheet
1. General description
The 74AUP2G04 is a dual inverter. Schmitt-trigg.
74AUP2G00 - Low-power dual 2-input NAND gate
(NXP)
74AUP2G00
Low-power dual 2-input NAND gate
Rev. 8 — 5 February 2013
Product data sheet
1. General description
The 74AUP2G00 provides dual 2-input NA.
74AUP2G00 - DUAL NAND GATE
(Diodes)
NEW PRODUCT
74AUP2G00
DUAL NAND GATE
Description
Pin Assignments
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power an.
74AUP2G00 - Low-power dual 2-input NAND gate
(nexperia)
74AUP2G00
Low-power dual 2-input NAND gate
Rev. 11 — 9 June 2022
Product data sheet
1. General description
The 74AUP2G00 provides dual 2-input NAND .
