Datasheet4U Logo Datasheet4U.com

74F11 - Triple 3-Input AND Gate

This page provides the datasheet information for the 74F11, a member of the 74F11PC Triple 3-Input AND Gate family.

Description

This device contains three independent gates, each of which performs the logic AND function.

📥 Download Datasheet

Datasheet preview – 74F11

📁 Similar Datasheet

  • 74F11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74F11 - Triple 3-input NAND gate (NXP)
  • 74F11 - Triple 3-Input AND Gate (Texas Instruments)
  • 74F112 - Dual J-K negative edge-triggered flip-flop (NXP)
  • 74F112 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
  • 74F112 - DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP (Texas Instruments)
  • 74F113 - Dual J-K negative edge-triggered flip-flops (NXP)
  • 74F113 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
  • 74F114 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
  • 74F10 - Triple 3-input NAND gate (NXP)
Other Datasheets by National Semiconductor
  • 74F10 - Triple 3-Input NAND Gate
  • 74F109 - Dual JK Positive Edge-Triggered Flip-Flop
  • 74F132 - Quad 2-Input NAND Schmitt Trigger
  • 74F138 - 1-of-8 Decoder/Demultiplexer
  • 74F139 - Dual 1-of-4 Decoder/Demultiplexer
  • 74F14 - Hex Inverter Schmitt Trigger
  • 74F151A - 8-Input Multiplexer
  • 74F153 - Dual 4-Input Multiplexer

Full PDF Text Transcription

Click to expand full text
74F11 Triple 3-Input AND Gate April 1988 Revised September 2000 74F11 Triple 3-Input AND Gate General Description This device contains three independent gates, each of which performs the logic AND function. Ordering Code: Order Number Package Number Package Description 74F11SC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 74F11SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74F11PC N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbol Connection Diagram IEEE/IEC Unit Loading/Fan Out Pin Names An, Bn, Cn On Description Inputs Outputs U.L. HIGH/LOW 1.0/1.0 50/33.
Published: |