Datasheet4U Logo Datasheet4U.com

DS90LV110AT - 1 to 10 LVDS Data/Clock Distributor

General Description

DS90LV110A is a 1 to 10 data/clock distributor utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation.

Data paths are fully differential from input to output for low noise generation and low pulse width distortion.

Key Features

  • Low jitter 400 Mbps fully differential data path.
  • 145 ps (typ) of pk-pk jitter with PRBS = 223.
  • 1 data pattern.
  • at 400 Mbps Single +3.3 V Supply Balanced output impedance Output channel-to-channel skew is 35ps (typ) Differential output voltage (VOD) is 320mV (typ) with 100Ω termination load. LVDS receiver inputs accept LVPECL signals LVDS input failsafe Fast propagation delay of 2.8 ns (typ) Receiver open, shorted, and.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS90LV110AT 1 to 10 LVDS Data/Clock Distributor Texas Instruments
DS90LV110T 1 to 10 LVDS Data/Clock Distributor Texas Instruments
DS90LV001 800-Mbps LVDS Buffer Texas Instruments
DS90LV004 4-Channel LVDS Buffer/Repeater Texas Instruments
DS90LV011A 3V LVDS Single High Speed Differential Driver Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DS90LV110T 1 to 10 LVDS Data/Clock Distributor
DS90LV001 3.3V LVDS-LVDS Buffer
DS90LV004 4-Channel LVDS Buffer/Repeater
DS90LV011A 3V LVDS Single High Speed Differential Driver
DS90LV012A 3V LVDS Single CMOS Differential Line Receiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS90LV110AT 1 to 10 LVDS Data/Clock Distributor with Failsafe www.DataSheet4U.com September 19, 2008 DS90LV110AT 1 to 10 LVDS Data/Clock Distributor with Failsafe General Description DS90LV110A is a 1 to 10 data/clock distributor utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The design allows connection of 1 input to all 10 outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential 1 to 10 signal distribution / fanout replacing multi-drop bus applications for higher speed links with improved signal quality.