* Maximum Input Clock Frequency > 4 GHz Typical
* 330 ps Typical Propagation Delay
* 145 ps Typical Rise and Fall Times
* Differential LVPECL Outputs, 750 mV Peak
* to
* Peak, Typical
* Operating Range: VCC = 2.375 V to 5.5 V with VEE = 0 V
NB4L52
134.78 KB
Differential data/clock d flip-flop.
NB4L52 2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with Reset Multi Level Inputs to LVPECL Translator w/ Internal Termination The NB.
📁 Related Datasheet
NB4L16M 2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver/Receiver/Buffer/Translator (ON Semiconductor)
NB4L339 2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan-Out Buffer (ON Semiconductor)
NB4L6254 Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer (ON Semiconductor)
NB4L7210 2.5V/3.3V Differential 2x10 Crosspoint Clock Driver (ON Semiconductor)
NB4L858M Dual Differential Clock/Data 2x2 Crosspoint Switch (ON Semiconductor)
NB4148 Small Signal Fast Switching Bridge (World Internation Limited)
NB4N111K Clock Fanout Buffer (ON Semiconductor)
NB4N1158 Link Replicator (ON Semiconductor)
NB4N11M Multi Level Clock/Data Input to CML Receiver/Buffer/Translator (ON Semiconductor)
NB4N11S 3.3V 1:2 AnyLevel Input to LVDS Fanout Buffer /Translator (ON Semiconductor)
