Datasheet4U Logo Datasheet4U.com

HD74ALVCH16831 - 1-to 4 Address Register / Driver

Description

This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation.

The device is ideal for use in applications in which a single address bus is driving four separate memory locations.

📥 Download Datasheet

Datasheet preview – HD74ALVCH16831

Datasheet Details

Part number HD74ALVCH16831
Manufacturer Renesas
File Size 2.81 MB
Description 1-to 4 Address Register / Driver
Datasheet download datasheet HD74ALVCH16831 Datasheet
Additional preview pages of the HD74ALVCH16831 datasheet.

📁 Similar Datasheet

  • HD74ALVCH16831 - 1-to 4 Address Register / Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16830 - 1-bit to 2-bit Address Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16835 - 18-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16836 - 20-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16820 - 3.3-V 10-bit Flip Flops with Dual Outputs (Hitachi Semiconductor)
  • HD74ALVCH16821 - 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16825 - 18-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16827 - 20-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162260 - 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74ALVCH16831 1-to 4 Address Register / Driver with 3-state Outputs REJ03D0031-0200Z (Previous ADE-205-194(Z)) Rev. 2.00 Oct.02.2003 Description This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The HD74ALVCH16831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input. When SEL is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output enable (OE) controls. Each OE controls two groups of nine outputs. When SEL is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop.
Published: |